Among field-effect transistors (FET), thin-film transistors (TFTs), which employ a thin film layer of a semiconducting material as the active layer, have been used for decades as a crucial component in commercial displays.
1-4 Polycrystalline silicon (poly-Si) and amorphous silicon (a-Si) are widely used materials to fabricate the switching/driving TFTs for active matrix organic light emitting diode displays (AMOLED) and liquid-crystal displays (LCD), respectively. 1,2,5 Nevertheless, there are intrinsic properties like their lack of transparency, rigidity, low mobility ($1 cm 2 V À1 s À1 for a-Si), or high processing temperature (poly-Si) that rules them out as alternatives for future display technologies, especially for the emerging transparent and flexible electronics. 6, 7 Great efforts have been exerted recently in transparent transistor research to find semiconducting materials that can replace a-Si in backplane TFTs. With transparent TFTs being the fundamental building blocks of potential transparent electronics, 8, 9 the suitable candidate(s) must have good optical transparency (>90% in the visible range), high material stability, excellent device performance (high carrier mobility, high on-to-off current ratio, moderate carrier density, low threshold voltage, low sub-threshold slope), and compatibility with existing TFT fabrication technologies.
Semiconducting metal oxides stand out as the most promising candidates for future display technologies and emerging transparent electronics owing to their wide optical band gap (E g ), chemical and mechanical stability, low temperature processing, and excellent device performance. Fully transparent and flexible TFTs with excellent device performance have been reported for different metal oxide semiconducting films. 7, 8, [10] [11] [12] 17 They have attributed their higher mobility values to a lower hole effective mass dispersion as the channel shrinks in dimension, i.e., holes with closer values of effective mass form the channel. Ju et al. have also suggested that a reduction in low-angle carrier scattering by the use of quasi-one dimensional structures might be an important mechanism for mobility enhancement. 5 Among the promising p-type candidates are cuprous oxide (Cu 2 O) and stannous oxide (SnO), which have been demonstrated as p-type active channel materials in TFTs fabricated by several methods [18] [19] [20] [21] [22] [23] [24] [25] [26] with the physical vapor deposited films exhibiting the best performance. 19 The PbO-type layered structure tin monoxide is now well known to be a transparent p-type semiconductor 27 with an indirect E g $ 2.7 to 2.9 eV. 25, 26, 28 Its intrinsic p-type character originates from the Sn 2þ vacancy and with relatively high hole mobility attributed to the hybridized Sn 5s and O 2p orbitals near the valence band maxima. 27, 28 The best reported mobility for TFTs fabricated with pure SnO is 1.3 cm 2 V À1 s
À1
, 25 but it has recently been demonstrated that excess Sn metal in the SnO films can increase the mobility to above 6.0 cm 2 V À1 s
. 29 Liao et al. have demonstrated p-type behavior in CuO and poly crystalline Cu 2 O single NW-FETs grown by thermal oxidation of copper foils at 500 C (for CuO) 30 and further reduction in hydrogen gas for Cu 2 O conversion. 31 Their devices exhibited field-effect mobility around 5 and 95 cm 2 V À1 s
, respectively. Despite the impressive l FE of polycrystalline Cu 2 O NW-FET, its high threshold voltage (V T ) $ 15 V, low E g ¼ 2.17 eV, and high processing temperature make it less attractive for future applications. In contrast, the fabrication of field-effect functional devices using SnO nanoscale structures has not been yet demonstrated even though synthesis of SnO structures like nanosheets, 32 nanobelts, 33 and nano-rectangle strips 34 have been reported. Here we demonstrate the fabrication of transparent SnO nanowire field-effect transistors with stable and well-behaved enhancement-mode p-type behavior, and a maximum linear
, V T $ À1 V, I ON /I OFF ratio > 10 3 at a record low temperature for active channel crystallization of 160 C. The single NW back-gate FET structure is depicted in Figure 1 (a). Indium tin oxide (ITO)-coated glass is used as transparent substrate while the 150 nm thick ITO layer is used as a global gate. Atomic layer deposition (ALD)-derived high-k (220 nm) HfO 2 and ATO (a stacked multilayer of Al 2 O 3 and TiO 2 ) are used as gate dielectrics. Electron beam lithography (EBL)-patterned SnO NW (from a 15 nm thick thin film) are used as a p-type semiconducting active, and the stack is completed by 8 nm Ti/ 80 nm Au source and drain (S&D) electrodes. SnO films were deposited from a 2 in. metal Tin target (99.99% purity) at an oxygen partial pressure (P O2 ) of 3.12 Â 10 À2 Pa in an mixture of oxygen and argon gasses and a DC constant power of 30 W achieving a deposition rate of 0.8 Å s
. The single post-annealing treatment (150 C, 160 C, 170 C) was performed after source and drain fabrication, in a tube furnace in air, in order to crystallize the SnO NWs as well as to improve the S&D contact to SnO.
Top view scanning electron microscopy (SEM) image of a NW-FET is shown in Figure 1 (b) of a device with an effective channel length (L) of 5 lm and channel width (W) defined by the planar NW width of 100 nm. SEM images of the 200 nm and 500 nm devices are shown in Figure S1 of the supplementary material. 35 The as-deposited films are amorphous, but do crystalize after a post-annealing treatment in air, in a tube furnace at temperatures as low as 160 C. Figure 1 (c) shows X-ray diffraction (XRD) patterns of as-deposited amorphous and crystallized SnO films showing the presence of single-phase tetragonal SnO. The optimized tin monoxide layer is polycrystalline with an extracted crystallite size of 10-15 nm as confirmed by transmission electron microscopy (TEM) analysis. The SnO films themselves are transparent with an average optical transmission of 92% in the visible region of the electromagnetic spectrum (400 nm-700 nm), as shown in Figure S2 of the supplementary material. 35 Figure 1 Multiple dual-sweep characterization was performed following the recommendations by Wager, 36 and it was found that all the measured devices exhibit non-equilibrium, steady state behavior: dual-sweep log (I DS )-V GS transfer characteristics show hysteresis and retraceable positive-going and negative-going behavior after multiple scans. I DS increased for all FETs when a negative V GS was applied, exhibiting enhancement-mode operation (I DS % 0 at V GS ¼ 0) as shown in , and effective hysteresis density of N HYS % 7.5 Â 10 11 cm À2 was achieved for FETs annealed at 160 C as extracted from the transfer characteristics displayed in Figure 2(d) .
The single phase SnO TFTs deposited at P ¼ 1.8 mTorr and 13% O PP showed more inferior performance compared to the nanowire FET (l FE of 1.87 vs 10.83 cm 2 V À1 s À1 ), clearly demonstrating the effectiveness of nanoscaling. Table I shows the important device parameters comparing the NW FET and TFT devices fabricated with 15 nm thick of the same single-phase SnO film and same gate (ITO) and gate dielectric (HfO 2 ) materials. It is clear from the data in Table I that the 1-D structure (nanowire) results in substantially improved device performance. The NW-FET has 5 times higher mobility, three time smaller threshold voltage, which is also closer to zero (À3.66 V for TFT to around À1 V for NW-FET), lower I OFF , and lower density of interfacial trap states (D it ) extracted from the SS. Furthermore, the NW devices show enhancement-mode operation in contrast to depletion-mode behavior of TFTs. It is important to highlight that the SS for the nanowire FET is one order of magnitude lower than the thin film device (7.65 Vdec À1 for the TFT and 0.70 Vdec À1 for the NW-FET), which gives a clear indication of the dramatic reduction in the density of interfacial trap states for nanoscale channel dimensions. The reduction in the I OFF when compared to the TFTs indicates the reduction of the surface defects (e.g., additional oxygen), which is advantageous to maximize device performance.
Our optimized post annealing temperature for the best TFT performance is 180 C, but for the NW-FET, the best performance is observed at 160 C. This small temperature difference is crucial to avoid additional oxygen incorporation into the film, and hence we get a better mobility. TFTs annealed at 160 C show very poor performance, most likely attributed to the incomplete crystallization of the SnO channel. The higher annealing temperature of TFTs allows additional oxygen to go into the exposed SnO surface contributing to an oxygen-rich surface and hence a higher off current. The smaller dimensions of the SnO nanowires allow their complete crystallization at lower temperature, which in turn reduces the likelihood of an oxygen-rich surface formation. The transfer characteristics of TFT and the 500 nm NW-FET are depicted in Fig. S3 of the supplementary material. 35 In order to rule out narrow and short channel effects in the nanowire FETs, at least 10 devices of each NW width were tested showing consistent results.
The important FETs parameters are summarized in Figure 3 as a function of NW width and post-annealing Figure  S4 of the supplementary material. 35 At 150 C SnO is not completely crystallized (as shown in TEM, Fig. S5 (Ref.  35) ), so the devices show a rather modest l FE (Fig. 3(a) ), positive V T (Fig. 3(b) ), large SS (Fig. 3(c) ), and high N HYS (Fig. 3(d) ). The last two parameters reflect a high density of trap states in the SnO channel (SS) and the SnO/HfO 2 interface (N HYS ), which significantly reduces as the annealing temperature increases. At 160 C and 170 C, SS reduces from around 11 Vdec À1 at 150 C to an average of 0.74 Vdec À1 (Fig. 3(c) ), showing that once the active layer is completely crystallized the SnO/HfO 2 interface is of relatively high quality. This statement is confirmed in Fig. 3(d) , where the N HYS is nearly the same for all devices annealed at 160 C and 170 C. Nevertheless, the mobility and threshold voltage degrades at temperatures higher than 160 C, as observed for devices annealed at 170 C. The devices convert to weak n-type conduction when annealed at 180 C (not shown) and mainly attributed to the oxygen disproportionation mechanism 37 in which the incorporation of excess oxygen into SnO causes a transformation to an oxygen-deficient SnO 2 phase. In summary, at 150 C the SnO NWs are not completely crystallized, at 160 C they show the best p-type performance, at 170 C they are affected by additional oxygen incorporation, and at 180 C they exhibit weak n-type conduction as summarized in Figure 3(e) . Figure 4 compares the important FET parameters for devices fabricated at the best performance condition when using HfO 2 and ATO as gate dielectric. l FE on ATO is around half of the l FE on HfO 2 while there is no clear trend on V T as shown in Fig. 4(a) . The I ON /I OFF ratio is in general one order of magnitude higher on HfO 2 (10 3 ) as shown in Fig. 4(b) . The gate leakage current of ATO is as high as 3 Â 10 À9 A, which significantly affects the device off current, thus reducing the I ON /I OFF ratio. Figure 4(c) shows the huge difference in the SS for both dielectrics, indicating a much better interface formation between the SnO and HfO 2 , which is also confirmed by the lower N HYS (Fig. 4(d) ) extracted from devices fabricated on HfO 2 . Despite the fact that these two high-k oxides have comparable dielectric constant ($14 for HfO 2 and $15 for ATO, and similar C ox was used), the low V T , SS, and N HYS of devices fabricated on HfO 2 compared to the higher variability of V T as a function of NW width, higher SS, N HYS , and gate leakage current of devices on ATO shows that SnO/HfO 2 interface is more suitable for maximizing device performance. The relatively poorer performance on ATO seems to arise from the higher density of trap states at the SnO/ATO interface as well as from the degradation of ATO during the fabrication process caused mainly by e-beam exposure during the active patterning.
We have demonstrated the fabrication of transparent p-type SnO NW-FETs with unprecedented performance at low process temperatures (160 C). The SnO NW-FETs exhibit the highest reported field-effect hole mobility (10.83 cm 2 V À1 s À1 ) of any p-type oxide semiconductor processed at such low temperature. Compared to thin film transistors (TFTs) using the same SnO film, the NW-FETs exhibit five times higher mobility and one order magnitude lower subthreshold slope. In addition, the SnO nanowire FETs show exceptionally low threshold voltages ($À1 V), which is nearly three times smaller than the thin film device. We have also shown that the use of HfO 2 as gate dielectric increases SnO nanowire device mobility due to a better dielectric/semiconductor interface with reduced trap states.
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